

12 **EUROPEAN PATENT APPLICATION**

21 Application number: 88300410.3

51 Int. Cl.<sup>4</sup>: G01R 27/14 , H01C 13/02

22 Date of filing: 19.01.88

30 Priority: 06.02.87 US 11729

43 Date of publication of application:  
07.09.88 Bulletin 88/36

84 Designated Contracting States:  
DE FR GB IT NL

71 Applicant: FAIRCHILD SEMICONDUCTOR  
CORPORATION  
10400 Ridgeview Court P.O. Box 1500  
Cupertino California 95014(US)


72 Inventor: Maly, Wojciech  
1424 Mellon Street  
Pittsburgh PA 15206(US)  
Inventor: Thomas, Michael E.  
20718 Garden Crest Court  
Cupertino CA 95014(US)

74 Representative: Williams, Trevor John et al  
J.A. KEMP & CO. 14 South Square Gray's Inn  
London WC1R 5EU(GB)

54 **Apparatus and method for detecting spot defects in integrated circuits.**

57 Spot defects are detected utilizing an apparatus which comprises a meander structure formed in a high resistivity material on a substrate. The meander includes intermediate segments, the ends of which are interconnected by folded segments such that an electrical circuit having electrical resistance  $R$  is formed between the ends of the meander. A strip of high electrical conductivity material is formed in substantial alignment with and is electrically insulated from a corresponding one of each of the intermediate segments. Each end of each strip is electrically connected to a corresponding end of a corresponding intermediate segment. Defects are identified by measuring the resistance  $R$ , between the ends of the meander. This measured value is then compared to the calculated value of  $R$ . If the value of the measured resistance is substantially smaller than the calculated value, a flaw due to a spot of additional high conductivity material, is considered to be present. If the measured resistance is substantially greater than the calculated resistance, a flaw due to a spot of missing high conductivity material is determined to exist. The size of the defects, either additional or missing material, can be determined by additionally measuring the resistance of a path comprising two intermediate segments and a folded seg-

ment connected therebetween, then calculating the defect size using predetermined formulae.



**Fig. 1**

EP 0 281 227 A1

## APPARATUS AND METHOD FOR DETECTING SPOT DEFECTS IN INTEGRATED CIRCUITS

### Background of the Invention

The present invention pertains to apparatus for use in manufacturing integrated circuits and more particularly to apparatus and methods for detecting spot defects in such circuits.

Yield prediction and yield estimation are very important considerations in integrated circuit design and process development. Modeling of spot defect related yield losses have been investigated in order to improve yield prediction and estimation, and various yield models have been proposed as a result. However, most of these models assume that any spot defects on the surface of an integrated circuit die causes functional failure. Such an assumption is inaccurate and is especially misleading in the case of very large scale integrated (VLSI) circuits where spot defects observed on the surface of an integrated circuit do not necessarily cause functional failures.

For example, small defects may cause deformation of the circuit connectors when such defects occur in a congested region of the integrated circuit surface. However, they do not affect the performance of the circuit when they are located in other, less dense regions of the same integrated circuit. Thus, models that do not take into account realistic relationships between defect size and defect location, with respect to the detail of the integrated circuit layout, are faulty.

The need for a better characterization of the defect size in the yield analysis exists and models dealing with the distributed nature of defect size have been constructed. The accuracy of those models depends, however, on the accuracy of the information that describes the defect size distribution and defect density. Therefore, accurate identification of the defect size distribution and density are necessary factors for the accuracy of yield analyses that use such models.

### Summary of the Invention

It is therefore an object of the present invention to provide a method and apparatus for detecting defects in integrated circuits.

It is another object of the present invention to provide a method and apparatus for determining the size distribution and density of defects in integrated circuits.

It is a further object of the present invention to provide a method and apparatus for determining the type of spot defects, that is whether causing

opens or shorts, in a metal layer of an integrated circuit.

It is still another object of the present invention to provide a method and apparatus for determining the size and type of spot defects in metal layers of a semiconductor integrated circuit with a single electrical measurement.

These and other objects which will become apparent and are achieved in accordance with the present invention are accomplished by providing an apparatus comprising a meander formed in a high resistivity material on a substrate. The meander includes a predetermined number of intermediate segments, the ends of which are interconnected by folded segments such that an electrical circuit having an electrical resistance  $R$ , is formed between the ends of the meander. A strip of high electrical conductivity material is formed in substantial alignment with and electrically insulated from a corresponding one of each of the intermediate segments of the meander. Contact means provide electrical contact between each end of the strip of high conductivity material and a corresponding end of the corresponding intermediate segment of the meander. A first terminal is electrically connected to one end of the meander. A second terminal is electrically connected to the other end of the meander. At least one additional terminal is electrically connected to one of the contact means such that the portion of the meander between the contact means and the end of the meander includes two intermediate segments and the folded segment which is connected therebetween.

Utilizing the apparatus of the present invention, defects are identified by measuring the resistance between the first and second terminals of the test structure. This measured value is then compared to the calculated value of the resistance of the structure between the end terminals to determine whether the structure is defective. If the value of the measured resistance is substantially smaller than the calculated value, a flaw due to a spot defect, which is a spot of additional high conductivity material shorting two or more strips of high conductivity material together, is considered to be present. If the measured resistance is substantially greater than the calculated resistance, a flaw due to a spot of missing high conductivity material or break, is determined to exist. The size of the defects, either spot or missing material, can be determined by additionally measuring the resistance between the third terminal and either the first or second terminal and then calculating the defect size using predetermined formulae.

### Detailed Description Of The Drawing

Figure 1 is a schematic representation of a top view of a test structure in accordance with the present invention.

Figure 2 is a diagrammatic cross-sectional representation of a portion of the structure depicted in Figure 1.

Figure 3 depicts three schematic representations of equivalent circuits of the structure depicted in Figure 1.

Figure 4 is a schematic representation of the top view of a structure in accordance with the present invention, showing a flaw in the form of a spot defect.

Figure 5 depicts two schematic representations of equivalent circuits of the structure with a spot defect.

Figure 6 is a schematic representation of the top view of a structure in accordance with the present invention having a defect consisting of missing high conductivity material.

Figure 7 is a schematic representation of the equivalent circuit of the structure of the present invention with a defect consisting of missing high conductivity material depicted in Figure 6.

Figure 8 is a top view of a preferred embodiment of a test structure in accordance with the present invention.

Figure 9 is a diagrammatic representation of one folded segment of a portion of a test structure in accordance with the present invention.

Figure 10 is a chart showing the relationships between defect size and number of shorted or broken lines on the test structure in accordance with the present invention.

Figure 11 depicts histograms relating to resolution and defect size distribution which are obtainable from the test structure in accordance with the present invention.

Figure 12 is a schematic representation of the top view of a test structure in accordance with the present invention depicting a defect caused by extra material bridging high resistivity material lines in the test structure.

Figure 13 depicts schematics of equivalent circuits for shorts and opens caused by extra and missing regions respectively in the high resistivity material layer.

Figure 14 depicts areas of the test structure in accordance with the present invention which are prone to spot defects in the high resistivity material layer.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Figure 1, there is shown a schematic representation of a top view of a preferred embodiment of a test structure, generally designated 10, in accordance with the present invention. Test structure 10 comprises a meander 12 comprising a high electrical resistivity (low electrical conductivity) material, such as polysilicon, which includes a plurality of intermediate segments 14, the ends of which are interconnected by folded segments 16. The intermediate segments 14 are preferably in the form of substantially straight lines; however, other patterns such as sawtooth or sinusoidal forms are useable and are considered to be within the scope of the present invention. As shown in Figure 2, the meander 12 is preferably formed on a silicon substrate with a grown insulating thermal oxide designated as layer 18. A layer 20 of insulating material, such as silicon dioxide, is formed over and around the meander 12.

A plurality of strips 22 of high electrical conductivity material, comprising for example a metal such as aluminum, is formed over the insulating layer 20 with each metal strip 22 being substantially aligned with a corresponding intermediate segment 14 of the meander 12. High electrical resistivity (low electrical conductivity) and high electrical conductivity are terms which, in the description of the present invention, are related to each other such that the conductivity of the high electrical conductivity material is at least ten times the conductivity of the low electrical conductivity (high electrical resistivity) material. In the preferred embodiment, the conductivity of the high electrical conductivity material is approximately five thousand times the conductivity of the low electrical conductivity (high electrical resistivity) material. In the preferred embodiment, each strip 22 has a width and a length which is substantially equal to the width and length respectively of the underlying intermediate segment 14 and is positioned in substantially coincident overlying spaced relationship with respect to a corresponding underlying intermediate segment 14 of the meander 12.

The ends of each strip 22 are electrically connected to the corresponding underlying intermediate segment 14 of the meander 12 by means of contacts 24 which are formed through the insulating layer 20. First, second and third electrical contact terminals, 26, 28 and 30 respectively, are formed on the layer 18. The first terminal 26 is electrically connected to a contact 24 at one end of the meander 12. The second terminal 28 is electrically connected to a contact 24 at the other end of the meander 12. The third terminal 30 is electrically connected to a contact 24 at one end of an

intermediate segment 14 of the meander 12 such that the path between the second terminal 28 and the third terminal 30 comprises an intermediate segment 14, a folded segment 16 and a second intermediate segment 14, as shown in Figure 1.

As can be seen in Figures 1 and 2, the intermediate segments 14 of the polysilicon meander are shorted between the contacts 24 by the strips 22. Consequently, the equivalent circuit of the device created in this manner can be represented by a chain of resistors as shown in Figure 3A. Resistors, labeled  $R_1$  and  $R_2$ , represent folded segment 16 and intermediate segment 14 of the meander 12, respectively. Resistors  $R_1$  represent the metal strips 22.

The resistance that is measured between the first terminal 26 (designated  $T_1$  in Figure 3) and the second terminal 28 (designated  $T_2$ ) is substantially equal to the sum of the series connected resistances of the folded segments 16 of the meander 12 because the resistance of the high conductivity metal strips 22 is substantially smaller compared to the resistance of the unshorted portion of the high resistivity polysilicon path. The intermediate segments 14 of the meander 12 do not contribute to the resistance between  $T_1$  and  $T_2$  since they are shorted by the strips 22. This is shown in the schematics of the equivalent circuits depicted in Figures 3B and 3C. Consequently, the resistance  $R_{12}$  between the first terminal  $T_1$  and the second terminal  $T_2$  is equal to the sum of the series resistances  $R_1$ .

The resistance between the second terminal  $T_2$  and the third terminal 30 (designated  $T_3$  in Figure 3) is equal to the resistance of one folded segment 16 of the meander 12 since the two intermediate segments 14 have been shorted out by the metal strips 22. Therefore, as shown schematically in Figure 3C, the resistance  $R_{23}$  between the second terminal  $T_2$  and the third terminal  $T_3$  is equal to  $R_1$ , the resistance of one folded segment 16. Consequently, by measuring the resistances  $R_{12}$  and  $R_{23}$ , and computing their ratio, an integer equal to the number of strips 22 in the structure, minus 1, is obtained.

The test structure 10 of the present invention is utilized as follows. Referring now to Figure 4, there is shown a test structure 10 having an additional spot of metal 32 formed on the surface of the metal layer due to a disturbance of the manufacturing process. The metal spot 32 causes an electrical short between some of the metal strips 22 thereby shorting out the folded segments 16 connected between these shorted out metal strips 22. This is shown in the schematic equivalent circuits depicted in Figures 5A and 5B. Since the resistance  $R_1$  of some of the folded segments 16 have been shorted out by the excess metal defect 32, the resis-

tance  $R_{12}$ , measured between the first terminal  $T_1$  and the second terminal  $T_2$ , is smaller than the calculated value of the resistance of the test structure without an excess metal spot defect. Hence, a measured value of the resistance  $R_{12}$  which is smaller than that of the calculated value of resistance  $R_{12}$  is indicative of the presence of an excess metal spot defect. Since, in accordance with the present invention, a short between strips is indicative of the presence of an excess metal spot defect, the structure 10 must have at least two strips 22.

The diameter of the excess metal spot 32 can be evaluated by measuring the resistance  $R_{12}$  between the first terminal  $T_1$  and the second terminal  $T_2$ ; measuring the resistance  $R_{23}$  between the second terminal  $T_2$  and the third terminal  $T_3$ ; then computing the ratio of  $R_{12}/R_{23}$ . The difference between the value obtained as a result of computing this ratio, and the number of metal strips 22 in the test structure 10, is indicative of the number of parallel metal strips 22 that are shorted by the metal spot 32. Since the pitch of the metal strip pattern is known, the approximate diameter of the defect can be determined.

The test structure 10 of the present invention can also be used to detect a region with missing metal and to measure the size of that region. Referring now to Figure 6, there is shown the test structure 10 having a region of missing metal 34 on the metal layer due to a disturbance in the manufacturing process. As shown in Figure 5, some of the intermediate segments 14 of the meander 12 are no longer shorted due to the region of missing metal 34. This is represented schematically in Figure 7 where the breaks shown in the parallel short circuit paths of the resistances  $R_2$  are caused by the region of missing metal 34. Since some of the short circuit paths are now open, the resistance  $R_{12}$  measured between the first terminal  $T_1$  and the second terminal  $T_2$  is greater than the calculated value of the resistance  $R_{12}$  of the test structure without defects. Therefore a measured value of the resistance  $R_{12}$  which is greater than the calculated value is indicative of the presence of a defect due to a region of missing metal.

The size of the region of missing metal 34 can be calculated as follows: The total resistance  $R_{12}$  between the first terminal  $T_1$  and the second terminal  $T_2$  is equal to the resistance  $R_{12}$  measured on the test structure without a spot defect plus  $n_m \times R_2$  where  $n_m$  is an integral number of broken metal connections in the structure and  $R_2$  is the resistance of an intermediate segment 14 of the polysilicon meander 12. Since the pitch of the metal strip pattern is known, the diameter of the missing metal region can be determined.

The preferred embodiment of test die 40 is

used to classify sizes of defects with extra or missing metal as follows. In setting forth the description of the method of classification, the following definitions apply:

(1)  $R_{xx}$  represents the value of the resistance measured between the end terminals, for example terminals  $T_1$  and  $T_4$  (see Figure 8), of a single test structure 10.

(2)  $R_{xx}$  represents the value of the resistance of one folded element of the polysilicon path; for example, the resistance between terminals  $T_2$  and  $T_3$  (see Figure 8).  $R_{xx}$  can also be used to evaluate the resistance of a single folded element; for example, the resistance between terminals  $T_2$  and  $T_3$ .

(3) DB2 is the width of the metal strips 22 and the intermediate segments 14 of the polysilicon meander (See Figure 9).

(4) DB3 is the space between the metal strips 22 (See Figure 9).

(5) SQM is the number of squares in the metal strips 22 and the intermediate segments 14 of the polysilicon meander.

(6) SQP is the number of squares in the folded segment 16 of the polysilicon meander.

(7)  $n$  is the number of metal strips 22 of any device; therefore,  $n - 1$  is the number of folded segments 16 in the structure.

Utilizing the above definitions, the defect size measurement and classification procedure is performed as follows: First, electrical resistance measurement equipment is electrically connected to terminals  $T_1$ ,  $T_2$  and  $T_4$  of the test structure 10 (see Figure 8). The values of  $R_{xx}$  and  $R_{xx}$  are then measured. Next the value of  $n_r = R_{xx}/R_{xx}$  is computed. The computed value of  $n_r$  is compared with the quantity  $n - 1$ . If  $n_r$  is equal to  $n - 1$ , no defect exists; therefore the location of the next test structure is found and the above-stated procedure is repeated. If  $n_r$  is not equal to  $n - 1$ , a determination is made whether  $n_r$  is greater than  $n - 1$ . If so, a defect comprising missing metal has been determined. The diameter  $d_m$  of this missing metal defect is in the range defined by the formula:

$$DB2 + (n_m - 1)(DB2 + DB3) < d_m < DB3 + (n_m + 1)(DB2 + DB3), \text{ where}$$

$n_m$  is a number of broken metal strips that can be evaluated from the formula:

$$n_m = (SQP/SQM)(R_{xx}/R_{xx} - n + 1).$$

If  $n_r$  is less than  $n - 1$ , then a defect which has shorted the metal segments 22 has been detected. The diameter  $d_s$  of this defect, is in the range defined by the formula:

$$DB3 + (n_s - 1)(DB2 + DB3) < d_s < DB3 + (n_s + 1)(DB2 + DB3), \text{ where}$$

$n_s$  is a number of shorts between metal strips that can be evaluated by the formula:

$$n_s = (N - 1 - R_{xx}/R_{xx}).$$

After making the determination of the type and size

of defect, the next test structure is located and the procedure is repeated.

The relation between the number of shorted or broken lines and the size of the defect is diagrammatically depicted in Figure 10. It can be seen from this figure that the diameter of a spot defect can be determined in terms of a range whose size is equal to the pitch of the test structure; that is,  $DB2 + DB3$  (see Figure 9). Thus, a limitation in the resolution of the test structure 10 is determined by the limits in the resolution with which the test structure 10 can be fabricated. Consequently, the smallest possible pitch should be used in the design of the test structure 10. It should be noted that measurements taken from terminals  $T_4$  through  $T_{12}$  can also be used in the performance of the defect size measurement and classification procedure described above.

Another limitation in the resolution of the test structure 10 is illustrated by the histograms depicted in Figure 11A, 11B and 11C. As previously stated,  $n_s$  and  $n_m$  should be integers. However, the actual values of  $n_s$  and  $n_m$  are computed using values of the ratio  $R_{xx}/R_{xx}$  which are in general non-integers. This situation occurs because the sheet resistance, as well as the width of the polysilicon meander paths, are non-uniform. In addition, these non-uniformities have a random nature. Consequently, the values of  $n_s$  and  $n_m$  have a random nature. Consequently, the values of  $n_s$  and  $n_m$  will be random variables which must be rounded to the closest integer. This is illustrated in the histograms depicted Figure 11A through 11C. Figure 11A is a histogram of the ideal number of shorted metal strips 22 caused by an excess metal defect. Figure 11B is a histogram of the actual number of shorted metal strips 22 which are shorted by an excess metal defect in the test structure 10. The test structure resolution is determined in terms of the number of samples that can be classified as integers to the number of samples that cannot be classified as integers as shown in Figure 13C.

Realistically, it must be assumed that some of the values computed from the above formulas and shown in Figure 11C, cannot be classified as integers because such an approximation is justified only in the case where the rounded number has a value that is close enough to be an integer. These values will represent defects that cannot be measured with certainty using the test structure 10 of the present invention. A large number of such defects degrade the resolution of the test structure 10; however, it is estimated that the population of defects of this nature will not exceed 10% of the entire failure distribution.

Test structure resolution is optimized in accordance with the present invention by an appropriate choice of the number of metal strips 22 and under-

lying intermediate segments 14 in a single test structure 10. That is, the number of strips and intermediate segments are chosen so that the change of the resistance seen between the end terminals of the test structure 10 is much larger than all anticipated random changes of this resistance due to the random instability in the manufacturing process. In other words, if it is assumed that the spread in the resistance measured between the end terminals of a single test structure 10, without a spot defect, is  $\Delta R_{14}$ ; then  $R_{14}$  must be significantly larger than  $\Delta R_{14}$ . Assuming, for example, that  $\Delta R_{14}$  is 5% of  $R_{14}$ , the number of strips and intermediate segments in the test structure 10 are chosen to be smaller than  $R_{14}/\Delta R_{14}$ ; that is, less than twenty and preferably sixteen for practical applications. A choice of this kind assures that any short or break causes larger changes in the resistance  $R_{14}$  than the process induced variations in resistance. Hence, the pitch of test structure 10 and the number of strips and underlying straight segments in the structure, are primary factors in determining the defect resolution obtainable with the structure.

In the above description, the role of spot defects was discussed with respect to the metal layer only. In actual manufacturing processes, spot defects can occur on all layers. Therefore, the following is a description of the test structure 10, in accordance with the present invention, for determining the presence and size of the spot defects in the high resistivity polysilicon layer. Figure 12 depicts a spot defect 50 that shorts two intermediate segments 14 of the polysilicon meander 12 in the test structure 10. The short created by the spot defect 50 causes a change in the electrical equivalent circuit between nodes A and B as shown in Figure 13A. As can be seen from that equivalent circuit, the resistance  $R_{AB}$  between nodes A and B is:

$$R_{AB} = R_1 \quad (2R_{14} \quad R_{22} + R_{\text{defect}})$$

The equivalent resistance  $R_{AB}$  without a spot defect is equal to  $R_1$ . Thus, the resistance measured between the end terminals of the test structure 10 can be disturbed by a spot defect in the polysilicon layer (the layer containing the polysilicon meander) only in those cases where  $R_{22}$  or  $R_{14}$  (see Figure 13A) is comparable with  $R_1$ . This occurs only where the spot defect is located close to the contacts. If the test structure 10 is built such that  $R_1$  is much greater than  $R_{14}$ ; that is, where the metal strips 22 and underlying intermediate segments 14 are much longer than the folded segments 16 of the meander 12, then  $2R_{14}$ ,  $R_{22}$  is much greater than  $R_1$  for the majority of locations of the spot defects in the polysilicon layer. This means that the majority of the polysilicon spot defects will

not change the value of  $R_{AB}$  in such a structure.

As seen in Figure 13B, breaks in the path of the polysilicon meander 12 will disturb the resistance measurements only in the case where they are located in the folded segments of the structure. In all other cases their influence is small. This reinforces the desirability to design this test structure such that the folded segments 16 are much shorter than the metal strips 22 and underlying intermediate segments 14. Therefore, as shown in Figure 14, the area that is prone to the spot defect in the polysilicon layer can be minimized. This area, indicated by the boxes 52 in Figure 14, is comparable to twice the area covered by the folded segment 16 of the polysilicon meander 12.

In determining the appropriate sizes of the test structures 10, consideration is directed to two area related factors. The first factor is the ratio of the area that is sensitive to spot defects in the metal layer to the total area, that is the area utilization factor. As far as this factor is concerned, it is desirable to maximize the area covered with the metal strips 22 and minimize all other areas. Since the area of the terminals and the width of a single test structure 10 is determined by the resolution requirements described above, the only other parameter that can be manipulated is the length of the structure. In view of the considerations discussed above, the test structure 10 should be as long as possible. However, the longer the structure, the larger the non-uniformity in the geometry and resistivity of the polysilicon and metal paths due to process induced variations.

In addition, an increase in the area of a single structure is equivalent to an increase in the probability that two defects may occur in a single structure. The increase in the length of the structure translates to an increase in the resistance that is measured between the end terminals of the structure for a break in the metal lines 22. Therefore, the length of a single structure 10 should be chosen such that: (1) an estimate of a probability of the occurrence of two defects in the same test device is small; (2) the random differences between resistances of folded segments 16 of the polysilicon meander at two ends of the test structure 10 are small; and (3) the largest resistance that may be seen between the end terminals of the test structure 10 (that is, resistance measured when all metal strips 22 are broken) can be measured with the measurement equipment utilized with the test structure.

As can be seen from the above detailed description of the preferred embodiment, use of the test die in accordance with the the present invention will detect spot defects in the metal layer, which defects are due to abnormalities in the manufacturing process to which the test die and in-

egrated circuits semiconductor devices are subjected. Use of such a test die not only enables the determination and size distribution of such spot defects, it also enables the determination of the density of such defects. Such determinations can be consistently and accurately made on the test die; and, since the test die has undergone the same processing as the integrated circuit semiconductor devices, such determinations can be attributed to the integrated circuit devices even though such devices do not exhibit actual functional failures.

It will be understood that various changes in the details, materials, and arrangements of the parts which have been described and illustrated in order to explain the nature of this invention, may be made by those skilled in the art without departing from the principle and scope of the invention as expressed in the following claims.

#### Claims

1. An apparatus for detecting spot defects in a metal layer of an integrated circuit, said apparatus comprising:

- (a) a substrate;
- (b) a meander formed on said substrate, said meander comprising a high electrical resistivity material having a predetermined number of intermediate segments, the ends of which are interconnected by folded segments such that an electrical circuit, having an electrical resistance  $R$ , is formed between the ends of the meander;
- (c) a strip of high electrical conductivity material in substantial alignment with and electrically insulated from a corresponding one of each of said intermediate segments;
- (d) contact means for providing electrical contact between each end of said strip and a corresponding end of said corresponding intermediate segment;
- (e) a first terminal electrically connected to one end of said meander;
- (f) a second terminal electrically connected to the other end of said meander;
- (g) at least one additional terminal electrically connected to one of said contact means such that the portion of the meander between said one of said contact means and an end of said meander includes two intermediate segments and the folded segment connected therebetween.

2. The apparatus in accordance with Claim 1 wherein said predetermined number of intermediate segments is at least two.

3. The apparatus in accordance with Claim 2 wherein said predetermined number of intermediate segments is 16.

4. The apparatus in accordance with Claim 1 wherein said meander is formed of polysilicon material.

5. The apparatus in accordance with Claim 4 wherein said strips are formed of metal.

6. The apparatus in accordance with Claim 5 wherein said metal is aluminum.

7. A method for detecting spot defects in semiconductor integrated circuit devices, said method comprising the steps of:

(a) providing an apparatus in accordance with Claim 1;

(b) measuring the electrical resistance  $R$  between the first end terminal and the second end terminal;

(c) measuring the electrical resistance  $R_1$  between said additional terminal and an end terminal, the path therebetween comprising that portion of the meander which includes two intermediate segments and the folded segment connected therebetween;

(d) calculating the ratio,  $n_r$ , of  $R/R_1$ ;

(e) providing an indication of:

- (i) no defects where  $n_r$  is equal to  $n - 1$ , the number of folded segments in the meander;
- (ii) the presence of a missing metal defect where  $n_r$  is greater than  $n - 1$ ; and
- (iii) an extra metal defect where  $n_r$  is less than  $n - 1$ .

8. The method in accordance with Claim 7 additionally comprising the step of determining the diameter of a spot defect.

9. The method in accordance with Claim 8 in which said additional step comprises:

(a) determining the lower limit of a missing metal spot defect diameter as being substantially equal to the width of a strip plus the number of broken strips minus one multiplied by the sum of the width of a strip plus the width of the space between adjacent strips; and

(b) determining the upper limit of the missing metal spot defect diameter as being substantially equal to the width of the space between adjacent strips plus the number of broken strips plus one multiplied by the sum of the width of a strip plus the width of the space between adjacent strips.

10. The method in accordance with Claim 9 additionally comprising the step of determining the number of broken strips as being equal to the ratio of the number of squares in the strips and corresponding intermediate segments of the meander to the number of squares in the folded segments of the meander multiplied by the ratio of  $R$  to  $R_1$  minus the number of strips plus one.

11. The method in accordance with Claim 7 in which said additional step comprises:

(a) determining the lower limit of an excess metal spot defect diameter as being substantially equal to the width of the space between adjacent strips plus the number of shorts between strips minus one multiplied by the sum of the width of a strip plus the width of the space between adjacent strips; and

5

(b) determining the upper limit of the excess metal spot defect diameter to be substantially equal to the width of the space between strips plus the sum of the number of shorts between strips plus one multiplied by the sum of the width of a strip plus the width of the space between adjacent strips.

10

12. The method in accordance with Claim 11 additionally comprised in the step of determining the number of shorts between strips as being equal to the number of strips in the structure minus one, minus the ratio of R to R<sub>1</sub>.

15

20

25

30

35

40



45


50

55


8




***Fig. 1******Fig. 2***



A






B




C

***Fig. 3***


**Fig. 4****Fig. 5**




***Fig. 6***




***Fig. 7***



***Fig. 8***



***Fig. 9***



***Fig. 12***

## SHORTS

$$D_{\max} = DB3 + (n_e + 1)(DB2 + DB3)$$

$$D_{\min} = DB3 + (n_e - 1)(DB2 + DB3)$$

Maximal diameter  
of the defect that  
shorts two lines

$$DB3 + 3(DB2 + DB3)$$

$$DB3 + 1(DB2 + DB3)$$

Minimal diameter  
of the defect that  
shorts two lines

DB2 DB3

$$DB2 + 1(DB2 + DB3)$$

$$DB2 + 3(DB2 + DB3)$$

Maximal diameter  
of the defect that  
breaks two lines

$$D_{\max} = DB2 + (n_m + 1)(DB2 + DB3)$$

$$D_{\min} = DB2 + (n_m - 1)(DB2 + DB3)$$

## BREAKS

Maximal diameter  
of the defect that  
shorts one line

$$DB3 + 2(DB2 + DB3)$$

DB3 Minimal  
diameter



Minimal  
diameter

DB2

$$DB2 + 2(DB2 + DB3)$$



Maximal diameter  
of the defect that  
breaks one line

***Fig. 10***





***Fig. II***





**Fig. II**

***Fig. 13******Fig. 14***



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 88 30 0410

| DOCUMENTS CONSIDERED TO BE RELEVANT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                              |                                                |                                                                             |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-----------------------------------------------------------------------------|
| Category                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Citation of document with indication, where appropriate, of relevant passages                                                                                                                                                | Relevant to claim                              | CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)                              |
| Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | IBM TECHNICAL DISCLOSURE BULLETIN, vol. 27, no. 1A, June 1984, pages 2-3, US; G.K. BARTLEY et al.: "Techniques for determining the Untrimmed value of an isolated resistor in an integrated circuit"<br>* pages 2-3 *<br>--- | 1,7                                            | G 01 R 27/14<br>H 01 C 13/02                                                |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ---                                                                                                                                                                                                                          | 2                                              |                                                                             |
| Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ELECTRONICS INTERNATIONAL, vol. 55, no. 10, May 1982, pages 173-174, New York, US; D. WALTER et al.: "Back-contact resistor network pares wiRe count in ECL hybrids"<br>* pages 173-174 *<br>---                             | 1,7                                            |                                                                             |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ---                                                                                                                                                                                                                          | 4-6                                            |                                                                             |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | MICROELECTRONICS JOURNAL, vol. 11, no. 4, August 1980, Sutton, GB; V.V.B. RAO et al.: "Resistor grids in hybrid circuits"<br>-----                                                                                           |                                                | TECHNICAL FIELDS<br>SEARCHED (Int. CL4)<br><br>G 01 R 27/00<br>H 01 C 13/02 |
| The present search report has been drawn up for all claims                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                              |                                                |                                                                             |
| Place of search<br>BERLIN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                              | Date of completion of the search<br>12-05-1988 | Examiner<br>LEMMERICH J                                                     |
| <b>CATEGORY OF CITED DOCUMENTS</b><br>X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another document of the same category<br>A : technological background<br>O : non-written disclosure<br>P : intermediate document<br><br>T : theory or principle underlying the invention<br>E : earlier patent document, but published on, or after the filing date<br>D : document cited in the application<br>L : document cited for other reasons<br>.....<br>& : member of the same patent family, corresponding document |                                                                                                                                                                                                                              |                                                |                                                                             |

EPO FORM 1503 03.82 (P0401)